

PREPARED BY : DATE	EMERGING DISPLAY TECHNOLOGIES CORPORATION	FILE NO .
		ISSUE : APR . 23 ,1995
APPROVED BY: DATE		TOTAL PAGE : 27
<i>Roger Yang</i>		VERSION : 1

CUSTOMER ACCEPTANCE STANDARD SPECIFICATIONS

SPEC . NO . :

EU - HD 4 4 7 8 0 U

FOR MESSRS :

CUSTOMER'S APPROVAL

DATE :

BY :

PRESENTED

BY :

EMERGING DISPLAY

MODEL NO . EU - HD44780U	VERSION 1
-----------------------------	--------------

RECORDS OF REVISION

DOC . FIRST ISSUE APR . 23 , 1995

DATE	REVISED DRAWING NO.	SUMMARY	CHECK & APPROVAL

TABLE OF CONTENTS

NO.	ITEM	PAGE
1.	DESCRIPTION -----	1
2.	ABSOLUTE MAXIMUM RATINGS -----	1
3.	ELECTRICAL CHARACTERISTICS -----	2 ~ 6
4.	INTERFACING TO THE MPU -----	7 ~ 8
5.	RESET FUNCTION -----	9
6.	INITIALIZING BY INSTRUCTION -----	10 ~ 11
7.	INSTRUCTIONS DESCRIPTION -----	12 ~ 19
8.	PROGRAMMING CHARACTER PATTERNS -----	20 ~ 24
9.	CHARACTER CODES AND CHARACTER PATTERNS -----	25 ~ 27

1. DESCRIPTION

The HD44780U dot-matrix liquid crystal display controller and driver LSI displays alphanumeric, Japanese kana characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of a 4- or 8- bit microprocessor. Since all the functions such as display RAM, character generator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internally provided on one chip, a minimal system can be interfaced with this controller/driver.

The HD44780U character generator ROM is extended to generate 208 5 x 8 dot character fonts and 32 5 x 10 dot character fonts for a total of 240 different character fonts.

The low power supply (2.7 V to 5.5 V) of the HD44780U is suitable for any portable battery driven product requiring low power dissipation.

2. ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	VALUE	UNIT
POWER SUPPLY VOLTAGE (1)	V _{DD-GND}	-0.3 TO +7.0	V
POWER SUPPLY VOLTAGE (2)	V _{DD-VO}	-0.3 TO +13.0	V
INPUT VOLTAGE	V _I	-0.3 TO V _{CC} +0.3	V

Note: If the LSI is used above these absolute maximum ratings, it may become permanently damaged. Using the LSI within the following electrical characteristic limits is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.

3. ELECTRICAL CHARACTERISTICS**3.1 OPERATING FOR $V_{DD} = 2.7\text{ V TO }4.5\text{ V}$, $T_a = -20\text{ TO }+75^\circ\text{C}$** **3.1.1 DC CHARACTERISTICS**

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
INPUT HIGH VOLTAGE (1) (EXCEPT OSC1)	V_{IH1}	$0.7V_{CC}$	—	V_{CC}	V	
INPUT LOW VOLTAGE (1) (EXCEPT OSC1)	V_{IL1}	-0.3	—	0.55	V	
OUTPUT HIGH VOLTAGE (1) (DB0-DB7)	V_{OH1}	$0.75V_{CC}$	—	—	V	$-I_{OH} = 0.1\text{ mA}$
OUTPUT LOW VOLTAGE (1) (DB0-DB7)	V_{OL1}	—	—	$0.2V_{CC}$	V	$I_{OL} = 0.1\text{ mA}$
INPUT LEAKAGE CURRENT	I_{LI}	-1	—	1	μA	$V_{IN} = 0\text{ TO }V_{DD}$
PULL - UP MOS CURRENT (DB0-DB7, \overline{RS} , $\overline{R/\overline{W}}$)	$-I_p$	10	50	120	μA	$V_{DD} = 3\text{ V}$
POWER SUPPLY CURRENT	I_{CC}	—	0.15	0.30	mA	Rf OSCILLATION, EXTERNAL CLOCK $V_{DD} = 3\text{ V}$ $f_{OSC} = 270\text{ KHZ}$

3.1.2 AC CHARACTERISTICS

ITEM		SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
EXTERNAL CLOCK OPERATION	EXTERNAL CLOCK FREQUENCY	f_{cp}	125	250	350	KHZ	
	EXTERNAL CLOCK DUTY	DUTY	45	50	55	%	
	EXTERNAL CLOCK RISE TIME	t_{rcp}	—	—	0.2	μS	
	EXTERNAL CLOCK FALL TIME	t_{fcp}	—	—	0.2	μS	
Rf OSCILLATION	CLOCK OSCILLATION FREQUENCY	f_{osc}	190	270	350	KHZ	$R_f = 75\text{ K}\Omega$ $V_{DD} = 3\text{ V}$

3.1.3 BUS TIMING CHARACTERISTICS**WRITE OPERATION**

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
ENABLE CYCLE TIME	t _{cyce}	1000	—	—	ns	FIGURE 1
ENABLE PULSE WIDTH (HIGH LEVEL)	P _{WEH}	450	—	—	ns	
ENABLE RISE/FALL TIME	t _{er} , t _{ef}	—	—	25	ns	
ADDRESS SET-UP TIME (RS, R/W TO E)	t _{AS}	60	—	—	ns	
ADDRESS HOLD TIME	t _{AH}	20	—	—	ns	
DATA DELAY TIME	t _{DSW}	195	—	—	ns	
DATA HOLD TIME	t _H	10	—	—	ns	

READ OPERATION

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
ENABLE CYCLE TIME	t _{cyce}	1000	—	—	ns	FIGURE 2
ENABLE PULSE WIDTH (HIGH LEVEL)	P _{WEH}	450	—	—	ns	
ENABLE RISE/FALL TIME	t _{er} , t _{ef}	—	—	25	ns	
ADDRESS SET-UP TIME (RS, R/W TO E)	t _{AS}	60	—	—	ns	
ADDRESS HOLD TIME	t _{AH}	20	—	—	ns	
DATA SET-UP TIME	t _{DDR}	—	—	360	ns	
DATA HOLD TIME	t _{DHR}	5	—	—	ns	

3.2 OPERATING FOR V_{DD} = 4.5 V TO 5.5 V, T_a = -20 TO +75°C**3.2.1 DC CHARACTERISTICS**

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
INPUT HIGH VOLTAGE (1) (EXCEPT OSC ₁)	V _{IH1}	2.2	—	V _{CC}	V	
INPUT LOW VOLTAGE (1) (EXCEPT OSC ₁)	V _{IL1}	-0.3	—	0.6	V	
INPUT HIGH VOLTAGE (2) (OSC ₁)	V _{IH2}	V _{CC} -1.0	—	V _{CC}	V	
INPUT LOW VOLTAGE (2) (OSC ₁)	V _{IL2}	—	—	1.0	V	
OUTPUT HIGH VOLTAGE (1) (DB ₀ -DB ₇)	V _{OH1}	2.4	—		V	-I _{OH} = 0.205 mA
OUTPUT LOW VOLTAGE (1) (DB ₀ -DB ₇)	V _{OL1}	—	—	0.4	V	I _{OL} = 1.2 mA
INPUT LEAKAGE CURRENT	I _{L1}	-1		1	μA	V _{IN} = 0 TO V _{DD}
PULL-UP MOS CURRENT (DB ₀ -DB ₇ , RS, R/W)	-I _p	50	125	250	μA	V _{DD} = 5 V
POWER SUPPLY CURRENT	I _{CC}	—	0.35	0.60	mA	Rf OSCILLATION EXTERNAL CLOCK V _{DD} =5V f _{osc} =270KHZ

3.2.2 AC CHARACTERISTICS

ITEM		SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
EXTERNAL CLOCK OPERATION	EXTERNAL CLOCK FREQUENCY	f _{cp}	125	250	350	KHZ	
	EXTERNAL CLOCK DUTY	DUTY	45	50	55	%	
	EXTERNAL CLOCK RISE TIME	t _{rcp}	—	—	0.2	μS	
	EXTERNAL CLOCK FALL TIME	t _{fcP}	—	—	0.2	μS	
Rf OSCILLATION	CLOCK OSCILLATION FREQUENCY	f _{osc}	190	270	350	KHZ	R _f = 91 KΩ V _{DD} = 5.0 V

3.2.3 BUS TIMING CHARACTERISTICS**WRITE OPERATION**

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
ENABLE CYCLE TIME	t _{cycE}	500	—	—	ns	FIGURE 1
ENABLE PULSE WIDTH (HIGH LEVEL)	P _{WEH}	230	—	—	ns	
ENABLE RISE/FALL TIME	t _{er} , t _{ef}	—	—	20	ns	
ADDRESS SET-UP TIME (RS, R/W TO E)	t _{AS}	40	—	—	ns	
ADDRESS HOLD TIME	t _{AH}	10	—	—	ns	
DATA SET-UP TIME	t _{DSW}	80	—	—	ns	
DATA HOLD TIME	t _H	10	—	—	ns	

READ OPERATION

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
ENABLE CYCLE TIME	t _{cycE}	500	—	—	ns	FIGURE 2
ENABLE PULSE WIDTH (HIGH LEVEL)	P _{WEH}	230	—	—	ns	
ENABLE RISE/FALL TIME	t _{er} , t _{ef}	—	—	20	ns	
ADDRESS SET-UP TIME (RS, R/W TO E)	t _{AS}	40	—	—	ns	
ADDRESS HOLD TIME	t _{AH}	10	—	—	ns	
DATA DELAY TIME	t _{DDR}	—	—	160	ns	
DATA HOLD TIME	t _{DHR}	5	—	—	ns	

3.3 POWER SUPPLY CONDITIONS USING INTERNAL RESET CIRCUIT

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITION
POWER SUPPLY RISE TIME	t _{rCC}	0.1	—	10	ms	FIGURE 3
POWER SUPPLY OFF TIME	t _{OFF}	1	—	—	ms	

3.4 TIMING CHARACTERISTICS

3.4.1 WRITE OPERATION




FIGURE 1 WRITE OPERATION

3.4.2 READ OPERATION





FIGURE 2 READ OPERATION

3.4.3 INTERNAL POWER SUPPLY RESET



- Note :
1. t_{OFF} compensates for the power oscillation period caused by momentary power supply oscillations.
 2. Specified at 4.5V for 5V operation, and at 2.7V for 3V operation..
 3. For if 4.5V is not reached during 5V operation, the internal reset circuit will not operate normally. In this case, the LSI must be initialized by software. (Refer to the initializing by instruction section.)

FIGURE 3 INTERNAL POWER SUPPLY RESET

4. INTERFACING TO THE MPU

The HD44780U can send data in either two 4-bit operations or one 8-bit operation, thus allowing interfacing with 4- or 8-bit MPUs.

* For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. Bus lines DB0 to DB3 are disabled. The data transfer between the HD44780U and the MPU is completed after the 4-bit data has been transferred twice. As for the order of data transfer, the four high order bits (for 8-bit operation, DB4 to DB7) are transferred before the four low order bits (for 8-bit operation, DB0 to DB3)

The busy flag must be checked (one instruction) after the 4-bit data has been transferred twice. Two more 4-bit operations then transfer the busy flag and address counter data.

* For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.




FIGURE 4 EXAMPLE OF BUSY FLAG CHECK TIMING SEQUENCE




FIGURE 5 4-BIT TRANSFER EXAMPLE




FIGURE 6 EXAMPLE OF 4-BIT DATA TRANSFER TIMING SEQUENCE

5. RESET FUNCTION

INITIALIZING BY INTERNAL RESET CIRCUIT

An internal reset circuit automatically initializes the HD44780U when the power is turned on. The following instructions are executed during the initialization. The busy flag (BF) is kept in the busy state until the initialization ends (BF = 1). The busy state lasts for 10 ms after Vcc rises to 4.5 V.


1. Display clear
2. Function set :
 - DL = 1; 8-bit interface data
 - N = 0; 1-line display
 - F = 0; 5 x 8 dot character font
3. Display on/off control :
 - D = 0; Display off
 - C = 0; Cursor off
 - B = 0; Blinking off
4. Entry mode set :
 - I/D = 1; Increment by 1
 - S = 0; No shift

Note :If the electrical characteristics conditions listed under the table Power Supply Conditions Using Internal Reset Circuit are not met, the internal reset circuit will not operate normally and will fail to initialize the HD44780U. For such a case, initialization must be performed by the MPU as explained in the section, Initializing by Instruction.


6. INITIALIZING BY INSTRUCTION

If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instructions becomes necessary.
Refer to 6-1 and 6-2 for the procedures on 8-bit and 4-bit initializations, respectively.

6-1 8-BIT INTERFACE



6-2 4-BIT INTERFACE



7. INSTRUCTION DESCRIPTION

OUTLINE

Only the instruction register (IR) and the data register (DR) of the HD44780U can be controlled by the MPU. Before starting the internal operation of the HD44780U, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the HD44780U is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal ($\overline{R/W}$), and the data bus (DB₀ to DB₇), make up the HD44780U instructions (table 3). There are four categories of instructions that :

- * Designate D44780U functions, such as display format, data length, etc.
- * Set internal RAM addresses
- * Perform data transfer with internal RAM
- * Perform miscellaneous functions

Normally, instructions that perform data transfer with internal RAM are used the most. However, auto-incrementation by 1 (or auto-decrementation by 1) of internal HD44780U RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction (table 1) can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed.

Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note : Be sure the HD44780U is not in the busy state (BF = 0) before sending an instruction from the MPU to the HD44780U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to table 3 for the list of each instruction execution time.

CLEAR DISPLAY

Clear display Code	RS	$\overline{R/W}$	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
	0	0	0	0	0	0	0	0	0	1

Clear display writes space code 20H (character pattern for character code 20H must be a blank pattern) into all DD RAM addresses. It then sets DD RAM address 0 into the address counter, and returns the display to its original status if it was shifted. In other words, the display disappears and the cursor or blinking goes to the left edge of the display (in the first line if 2 lines are displayed). It also sets I/D to 1 (increment mode) in entry mode. S of entry mode does not change.

RETURN HOME

Return home Code

RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
0	0	0	0	0	0	0	0	1	*

Note : * Don't care.

Return home sets DD RAM address 0 into the address counter, and returns the display to its original status if it was shifted. The DD RAM contents do not change.

The cursor or blinking go to the left edge of the display (in the first line if 2 lines are displayed).

ENTRY MODE SET

Entry mode set Code

RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
0	0	0	0	0	0	0	0	1	I/D S

I/D : Increments (I/D = 1) or decrements (I/D = 0) the DD RAM address by 1 when a character code is written into or read from DD RAM.

The cursor or blinking moves to the right when incremented by 1 and to the left when decremented by 1. The same applies to writing and reading of CG RAM.

S : Shifts the entire display either to the right (I/D = 0) or to the left (I/D = 1) when S is 1. The display does not shift if S is 0.

If S is 1, it will seem as if the cursor does not move but the display does. The display does not shift when reading from DD RAM. Also, writing into or reading out from CG RAM does not shift the display.

DISPLAY ON/OFF CONTROL

Display on/off control Code

RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀	
0	0	0	0	0	0	0	1	D	C	B

D : The display is on when D is 1 and off when D is 0. When off, the display data remains in DD RAM, but can be displayed instantly by setting D to 1.

C : The cursor is displayed when C is 1 and not displayed when C is 0. Even if the cursor disappears, the function of I/D or other specifications will not change during display data write. The cursor is displayed using 5 dots in the 8th line for 5 x 8 dot character font selection and in the 11th line for the 5 x 10 dot character font selection (figure 7).

B : The character indicated by the cursor blinks when B is 1 (figure 7). The blinking is displayed as switching between all blank dots and displayed characters at a speed of 409.6-ms intervals when fcp or fosc is 250 kHz. The cursor and blinking can be set to display simultaneously. (The blinking frequency changes according to fosc or the reciprocal of fcp. For example, when fcp is 270 kHz, $409.6 \times 250 / 270 = 379.2$ ms.)




FIGURE 7 CURSOR AND BLINKING

CURSOR OR DISPLAY SHIFT

Cursor or display shift Code	RS	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀	Note : * Don't care.
	0	0	0	0	0	1	S/C	R/L	*	*	

Cursor or display shift shifts the cursor position or display to the right or left without writing or reading display data (table 1). This function is used to correct or search the display. In a 2-line display, the cursor moves to the second line when it passes the 40th digit of the first line. Note that the first and second line displays will shift at the same time.

When the displayed data is shifted repeatedly each line moves only horizontally. The second line display does not shift into the first line position.

The address counter (AC) contents will not change if the only action performed is a display shift.

TABLE 1 SHIFT FUNCTION

S/C	R/L	
0	0	SHIFTS THE CURSOR POSITION TO THE LEFT. (AC IS DECREMENTED BY ONE.)
0	1	SHIFTS THE CURSOR POSITION TO THE RIGHT. (AC IS INCREMENTED BY ONE.)
1	0	SHIFTS THE ENTIRE DISPLAY TO THE LEFT. THE CURSOR FOLLOWS THE DISPLAY SHIFT.
1	1	SHIFTS THE ENTIRE DISPLAY TO THE RIGHT. THE CURSOR FOLLOWS THE DISPLAY SHIFT.

FUNCTION SET

Function set Code

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	*	*

 Note : * Don't care.

DL : Sets the interface data length. Data is sent or received in 8-bit lengths (DB7 to DB0) when DL is 1, and in 4-bit lengths (DB7 to DB4) when DL is 0.

When 4-bit length is selected, data must be sent or received twice.

N : Sets the number of display lines.

F : Sets the character font.

Note :Perform the function at the head of the program before executing any instructions (except for the read busy flag and address instruction). From this point, the function set instruction cannot be executed unless the interface data length is changed.

TABLE 2 FUNCTION SET

N	F	NO. OF DISPLAY LINES	CHARACTER FONT	DUTY FACTOR	REMARKS
0	0	1	5 X 8 DOTS	1/8	
0	1	1	5 X 10 DOTS	1/11	
1	*	2	5 X 8 DOTS	1/16	CANNOT DISPLAY TWO LINES FOR 5 X 10 DOT CHARACTER FONT

Note : * Indicates don't care.

SET CG RAM ADDRESS


Set CG RAM address Code

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	A	A	A	A	A	A

← Higher order bit
Lower order bit →

Set CG RAM address sets the CG RAM address binary AAAAAA into the address counter.


Data is then written to or read from the MPU for CG RAM.

SET DD RAM ADDRESS


Set DD RAM address sets the DD RAM address binary AAAAAAA into the address counter.

Data is then written to or read from the MPU for DD RAM.

However, when N is 0 (1-line display), AAAAAAA can be 00H to 4FH. When N is 1 (2-line display), AAAAAAA can be 00H to 27H for the first line, and 40H to 67H for the second line.

READ BUSY FLAG AND ADDRESS


Read busy flag and address reads the busy flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress. The next instruction will not be accepted until BF is reset to 0. Check the BF status before the next write operation. At the same time, the value of the address counter in binary AAAAAAA is read out, This addresses counter is used by both CG and DD RAM addresses, and its value is determined by the previous instruction. The address contents are the same as for instructions set CG RAM address and set DD RAM address.

WRITE DATA TO CG OR DD RAM

Write data to CG or DD RAM writes 8-bit binary data DDDDDDDD to CG or DD RAM.

To write into CG or DD RAM is determined by the previous specification of the CG RAM or DD RAM address setting. After a write, the address is automatically incremented or decremented by 1 according to the entry mode. The entry mode also determines the display shift.

READ DATA FROM CG OR DD RAM



Read data from CG or DD RAM reads 8-bit binary data DDDDDDDD from CG or DD RAM.

The previous designation determines whether CG or DD RAM is to be read. Before entering this read instruction, either CG RAM or DD RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor by the cursor shift instruction (when reading out DD RAM). The operation of the cursor shift instruction is the same as the set DD RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1. However, display shift is not executed regardless of the entry mode.

Note :The address counter (AC) is automatically incremented or decremented by 1 after the write instructions to CG RAM or DD RAM are executed. The RAM data selected by the AC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

TABLE 3 INSTRUCTIONS

INSTRUCTION	CODE										DESCRIPTION	EXECUTION TIME (MAX) (WHEN f_{cp} OR f_{osc} IS 270 KHZ)	
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
Clear display	0	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DD RAM address 0 in address counter.	15.2 ms
Return home	0	0	0	0	0	0	0	0	0	1	—	Sets DD RAM address 0 in address counter. Also returns display from being shifted to original position. DD RAM contents remain unchanged.	15.2 ms
Entry mode set	0	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 μ s
Display on/off control	0	0	0	0	0	0	0	1	D	C	B	Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B).	37 μ s
Cursor or display shift	0	0	0	0	0	0	1	S/C	R/L	—	—	Moves cursor and shifts display without changing DD RAM contents.	37 μ s
Function set	0	0	0	0	0	1	DL	N	F	—	—	Sets interface data length (DL), number of display lines (N), and character font (F).	37 μ s
Set CG RAM address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	ACG	Sets CG RAM address CG RAM data is sent and received after this setting.	37 μ s
Set DD RAM address	0	0	1	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	Sets DD RAM address. DD RAM data is sent and received after this setting.	37 μ s
Read busy flag & address	0	1	BF	AC	AC	AC	AC	AC	AC	AC	AC	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0 μ s

TABLE 3 INSTRUCTIONS (CONT)

INSTRUCTION	CODE										DESCRIPTION	EXECUTION TIME (MAX) (WHEN fcp OR fosc IS 270 KHZ)
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Write data to CG or DD RAM	1	0	Write data								Writes data into DD RAM or CG RAM.	37 μ s $t_{ADD} = 4 \mu s^*$
Read data from CG or DD RAM	1	1	Read data								Reads data from DD RAM or CG RAM.	37 μ s $t_{ADD} = 4 \mu s^*$
	I/D = 1 : Increment I/D = 0 : Decrement S = 1 : Accompanies display shift S/C = 1 : Display shift S/C = 0 : Cursor move R/L = 1 : Shift to the right R/L = 0 : Shift to the left DL = 1 : 8 bits, DL = 0 : 4 bits N = 1 : 2 lines, N = 0 : 1 line F = 1 : 5 X 10 dots, F = 0 : 5 X 8 dots BF = 1 : Internally operating BF = 0 : Instructions acceptable										DD RAM : Display data RAM CG RAM : Character generator RAM ACG : CG RAM address ADD : DD RAM address (corresponds to cursor address) AC : Address counter used for both DD and CG RAM addresses	Execution time changes when frequency changes Example : When fcp or fosc is 250 KHZ, $37 \mu s \times \frac{270}{250}$ = 40 μ s

Note : -- indicates no effect.

*After execution of the CG RAM/DD RAM data write or read instruction, the RAM address counter is incremented or decremented by 1. The RAM address counter is updated after the busy flag turns off. In figure 8, t_{ADD} is the time elapsed after the busy flag turns off until the address counter is updated.




FIGURE 8 ADDRESS COUNTER UPDATE

8. PROGRAMMING CHARACTER PATTERNS

This section explains the correspondence between addresses and data used to program character patterns in EPROM. The HD44780U character generator ROM can generate 208 5 x 8 dot character patterns and 32 5 x 10 dot character patterns for a total of 240 different character patterns.

EPROM address data and character pattern data correspond with each other to form a 5 x 8 or 5 x 10 dot character pattern (tables 4 and 5)

HANDLING UNUSED CHARACTER PATTERNS

1. EPROM data outside the character pattern area : Always input 0s.
2. EPROM data in CG RAM area : Always input 0s. (Input 0s to EPROM addresses 00H to FFH.)
3. EPROM data used when the user does not use any HD44780U character pattern : According to the user application, handled in one of the two ways listed as follows.
 - (1) When unused character patterns are not programmed : If an unused character code is written into DD RAM, all its dots are lit. By not programming a character pattern, all of its bits become lit. (This is due to the EPROM being filled with 1s after it is erased.)
 - (2) When unused character patterns are programmed as 0s : Nothing is displayed even if unused character codes are written into DD RAM. (This is equivalent to a space.)

TABLE 6 RELATIONSHIP BETWEEN CG RAM ADDRESSES, CHARACTER CODES (DD RAM) AND CHARACTER PATTERNS (CG RAM DATA) FOR 5 x 8 DOT CHARACTER PATTERNS

CHARACTER CODES (DD RAM DATA)								CG RAM ADDRESS				CHARACTER PATTERNS (CG RAM DATA)													
7	6	5	4	3	2	1	0	5	4	3	2	1	7	6	5	4	3	2	1	0					
HIGH				LOW				HIGH		LOW		1	HIGH				LOW								
0 0 0 0 * 0 0 0								0 0 0				0	0	0	*	↑ ↓	*	*	*	1	1	1	1	0	} Character pattern (1)
												0	0	1	0		1	0	0	0	1				
												0	1	0	0		1	0	0	0	1				
												0	1	1	0		1	1	1	1	0				
												1	0	0	0		1	0	1	0	0				
												1	0	1	0		1	0	0	1	0				
												1	1	0	0		0	0	0	0	0	*	*	*	
0 0 0 0 * 0 0 1								0 0 1				0	0	0	*	↑ ↓	*	*	*	1	0	0	0	1	} Character pattern (2)
												0	0	1	0		0	1	0	1	0				
												0	1	0	0		1	1	1	1	1				
												0	1	1	0		0	0	1	0	0				
												1	0	0	0		1	1	1	1	1				
												1	0	1	0		0	0	1	0	0				
												1	1	0	0		0	0	1	0	0	*	*	*	
0 0 0 0 * 1 1 1								1 1 1				0	0	0	*	↑ ↓	*	*	*						
												0	0	1	0										
												1	0	0	0										
												1	0	1	0										
												1	1	0	0										
1	1	1	0	*	*	*																			

- Note :
- Character code bits 0 to 2 correspond to CG RAM address bits 3 to 5 (3 bits: 8 types).
 - CG RAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bits will light up the 8th line regardless of the cursor presence.
 - Character pattern row positions correspond to CG RAM data bits 0 to 4 (bit 4 being at the left).
 - As shown table 6, CG RAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00H or 08H.
 - 1 for CG RAM data corresponds to display selection and 0 to non-selection.
* Indicates no effect.

TABLE 7 RELATIONSHIP BETWEEN CG RAM ADDRESSES, CHARACTER CODES (DD RAM) AND CHARACTER PATTERNS (CG RAM DATA) (CONT) FOR 5 x 10 DOT CHARACTER PATTERNS

CHARACTER CODES (DD RAM DATA)								CG RAM ADDRESS				CHARACTER PATTERNS (CG RAM DATA)																		
7	6	5	4	3	2	1	0	5	4	3	2	1	7	6	5	4	3	2	1	0										
HIGH				LOW				HIGH		LOW		1	HIGH				LOW													
0 0 0 0 * 0 0 *								0 0				0	0	0		*	*	*	0	0	0	0	0	0	0	0				
												0	0	0					0	0	0	0	0	0	0	0	0	0	0	0
												0	0	1					1	0	1	1	0	1	0	1	1	0	1	0
												0	0	1					1	0	1	1	0	1	1	0	0	0	1	1
												0	1	0					0	1	0	0	0	1	0	0	0	0	0	1
												0	1	0					0	1	0	0	0	1	0	0	0	0	0	1
												0	1	1					0	1	1	1	0	1	1	1	1	0	1	0
												0	1	1					1	0	0	0	0	1	0	0	0	0	0	0
												1	0	0					1	0	0	0	0	1	0	0	0	0	0	0
												1	0	1					1	0	1	1	0	*	*	*	0	0	0	0
												1	0	1		*	*	*	*	*	*	*	*	*						
												1	1	0		↑	*	*	*	*	*	*	*	*						
												1	1	0		↓	*	*	*	*	*	*	*	*						
												1	1	1		*	*	*	*	*	*	*	*	*						
0 0 0 0 * 1 1 *								1 1				0	0	0		*	*	*												
												0	0	0		↑	*	*	*											
												1	0	0		↓	*	*	*											
												1	0	1		*	*	*												
												1	0	1		↑	*	*	*	*	*	*	*							
												1	1	0		↓	*	*	*	*	*	*	*							
												1	1	0		↑	*	*	*	*	*	*	*							
												1	1	1		↓	*	*	*	*	*	*	*							
												1	1	1		↑	*	*	*	*	*	*	*							
												1	1	1		↓	*	*	*	*	*	*	*							
												1	1	1		↑	*	*	*	*	*	*	*							
												1	1	1		↓	*	*	*	*	*	*	*							

- Note :
- Character code bits 1 and 2 correspond to CG RAM address bits 4 and 5 (2 bits : 4 types).
 - CG RAM address bits 0 to 3 designate the character pattern line position. The 11th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 11th line data corresponding to the cursor display position at 0 as the cursor display. If the 11th line data is “1“, “1“ bits will light up the 11th line regardless of the cursor presence. Since lines 12 to 16 are not used for display, they can be used for general pattern data RAM.
 - Character pattern row positions are the same as 5 x 8 dot character pattern positions.
 - CG RAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bits 0 and 3 have no effect, the P display example above can be selected by character codes 00H, 01H, 08H, and 09H.
 - 1 for CG RAM data corresponds to display selection and 0 to non-selection.
 - * Indicates no effect.

9. CHARACTER CODES AND CHARACTER PATTERNS

9-1 CORRESPONDENCE BETWEEN CHARACTER CODES AND CHARACTER PATTERNS (ROM CODE : A00)

Upper 4 Bits Lower 4 Bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)			0	1	P	'	P				-	夕	三	Σ	ρ
xxxx0001	(2)		!	1	A	Q	3	4			。	ア	チ	△	△	ρ
xxxx0010	(3)		"	2	B	R	b	r			「	イ	ツ	×	ρ	θ
xxxx0011	(4)		#	3	C	S	c	ε			」	ウ	テ	モ	ε	ε
xxxx0100	(5)		\$	4	D	T	d	t			、	エ	ト	カ	μ	Ω
xxxx0101	(6)		%	5	E	U	e	u			・	オ	ナ	1	ε	Ω
xxxx0110	(7)		&	6	F	V	f	v			ヲ	カ	ニ	ヨ	ρ	Σ
xxxx0111	(8)		'	7	G	W	g	w			ヲ	キ	ヌ	ラ	ρ	π
xxxx1000	(1)		(8	H	X	h	x			イ	ク	ネ	リ	ρ	×
xxxx1001	(2))	9	I	Y	i	y			ウ	ケ	ル	ル	1	μ
xxxx1010	(3)		*	:	J	Z	j	z			エ	コ	ン	レ	j	キ
xxxx1011	(4)		+	;	K	C	k	c			オ	サ	ヒ	ロ	*	斤
xxxx1100	(5)		,	<	L	¥	l	¥			カ	シ	フ	ワ	φ	円
xxxx1101	(6)		-	=	M	J	m	j			ユ	ヌ	ン	ン	ε	÷
xxxx1110	(7)		.	>	N	^	n	+			ヨ	セ	ホ	°	斤	
xxxx1111	(8)		/	?	O	_	o	+			ウ	リ	マ	°	θ	■

Note: The user can specify any pattern for character-generator RAM.

9-2CORRESPONDENCE BETWEEN CHARACTER CODES AND CHARACTER PATTERNS (ROM CODE : A01)

Upper 4 Bits Lower 4 Bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)	あ	い	う	え	お	か	き	く	け	こ	さ	し	す	せ	そ
xxxx0001	(2)	い	!	1	あ	Q	あ	9	う	あ	あ	ア	キ	△	日	キ
xxxx0010	(3)	あ	"	2	B	R	あ	あ	あ	あ	あ	ア	ツ	×	あ	あ
xxxx0011	(4)	あ	#	3	C	S	あ	あ	あ	あ	あ	あ	ウ	テ	モ	円
xxxx0100	(5)	あ	\$	4	D	T	あ	あ	あ	あ	あ	あ	エ	ト	カ	中
xxxx0101	(6)	あ	%	5	E	U	あ	あ	あ	あ	あ	あ	あ	オ	ナ	工
xxxx0110	(7)	あ	&	6	F	V	あ	あ	あ	あ	あ	あ	あ	カ	ニ	ヨ
xxxx0111	(8)	あ	'	7	G	W	あ	あ	あ	あ	あ	あ	あ	キ	ヌ	ラ
xxxx1000	(1)	あ	(8	H	X	あ	あ	あ	あ	あ	あ	あ	ク	ネ	リ
xxxx1001	(2)	あ)	9	I	Y	あ	あ	あ	あ	あ	あ	あ	ケ	ル	テ
xxxx1010	(3)	あ	*	:	J	Z	あ	あ	あ	あ	あ	あ	あ	エ	コ	ハ
xxxx1011	(4)	あ	+	;	K	[あ	あ	あ	あ	あ	あ	あ	オ	サ	ヒ
xxxx1100	(5)	あ	,	<	L	羊	あ	あ	あ	あ	あ	あ	あ	シ	フ	ワ
xxxx1101	(6)	あ	-	=	M]	あ	あ	あ	あ	あ	あ	あ	ユ	ズ	△
xxxx1110	(7)	あ	.	>	N	^	あ	あ	あ	あ	あ	あ	あ	ヨ	セ	ホ
xxxx1111	(8)	あ	/	?	O	_	あ	あ	あ	あ	あ	あ	あ	ツ	リ	マ

